News
RSS, last 100
Podcast feed of the last two years
SD quality
Podcast audio feed of the last year
Podcast archive feed, everything older than two years
SD quality
News
RSS, last 100
Podcast feed of the last two years
SD quality
Podcast audio feed of the last year
Podcast archive feed, everything older than two years
SD quality
Search for "Clifford Wolf"
113 min
Verilog Synthesis and more with Yosys
113 min
2016-03-25
517
Clifford Wolf
Easterhegg 2016
46 min
The nextpnr FOSS FPGA place-and-route tool
the next step forward in open source FPGA tools
46 min
2018-12-28
866
Clifford Wolf
35C3: Refreshing Memories
29 min
End-to-end formal ISA verification of RISC-V processors with riscv-formal
29 min
2017-12-27
1449
Clifford Wolf
34C3: TUWAT
41 min
Linux on Open Source Hardware with Open Source chip design
Hardware & Making
Main
41 min
2019-12-29
1861
Drew Fustini
36C3: Resource Exhaustion
60 min
Compileroptimierungen für Forth im Microcontroller
Mecrisp intern
60 min
2015-12-30
6937
Matthias Koch
32C3: gated communities
28 min
How can you trust formally verified software?
28 min
2017-12-27
1757
Alastair Reid
34C3: TUWAT
42 min
Reverse engineering FPGAs
Dissecting FPGAs from bottom up, extracting schematics and…
42 min
2017-12-28
7413
MathiasL
34C3: TUWAT
57 min
TrustZone-M(eh): Breaking ARMv8-M's security
Hardware attacks on the latest generation of ARM Cortex-M…
Hardware & Making
Main
57 min
2019-12-28
3206
Thomas Roth
36C3: Resource Exhaustion