{"version":"1.0","type":"video","provider_name":"media.ccc.de","provider_url":"https://media.ccc.de","width":640,"height":360,"title":"Verilog Synthesis and more with Yosys","author":"Clifford Wolf","thumbnail_url":"https://static.media.ccc.de/media/conferences/eh2016/40-sd.jpg","html":"\u003ciframe src=\"https://media.ccc.de/v/eh16-40-verilog_synthesis_and_more_with_yosys/oembed\" width=\"640\" height=\"360\" frameborder=\"0\" title=\"Verilog Synthesis and more with Yosys\" allowfullscreen scrolling=\"no\"\u003e\u003c/iframe\u003e\n"}