{"version":"1.0","type":"video","provider_name":"media.ccc.de","provider_url":"https://media.ccc.de","width":640,"height":360,"title":"Formal Verification of Verilog HDL with Yosys-SMTBMC","author":"Clifford","thumbnail_url":"https://static.media.ccc.de/media/congress/2016/7922-hd.jpg","html":"\u003ciframe src=\"https://media.ccc.de/v/33c3-7922-formal_verification_of_verilog_hdl_with_yosys-smtbmc/oembed\" width=\"640\" height=\"360\" frameborder=\"0\" title=\"Formal Verification of Verilog HDL with Yosys-SMTBMC\" allowfullscreen scrolling=\"no\"\u003e\u003c/iframe\u003e\n"}