continue…
Related to
Verilog Synthesis and more with Yosys
Learning from bad Crypto
26 min
Intel ME: Myths and reality
62 min
Jahresrückblick des CCC 2017
133 min
